



# Depleted Monolithic Active Pixel Sensors (DMAPS)

Eva Vilella

University of Liverpool  
Department of Physics  
Oliver Lodge Laboratory  
Oxford Street  
Liverpool L69 7ZE


[vilella@hep.ph.liv.ac.uk](mailto:vilella@hep.ph.liv.ac.uk)



2013

## PhD in Engineering and Advanced Technologies @ University of Barcelona


- Prototype detector for possible future linear colliders
- Application in medical devices



2014 to  
2019

## PDRA @ University of Liverpool

- New R&D programme to develop DMAPS for particle physics experiments
- Prototype detectors for ATLAS and Mu3e with international collaborations
- More generic developments with the CERN-RD50 collaboration




2019

## UKRI Future Leaders Fellow @ University of Liverpool


- R&D programme to develop highly performant DMAPS for future particle physics experiments
- Group leader of the Liverpool DMAPS R&D programme
- Member of several international collaborations (CERN-RD50, LHCb, etc.)



- **Silicon tracking detectors**
  - Sensor detection principle
  - Readout electronics
- **Pixels**
  - Hybrids
  - Monolithic Active Pixel Sensors – MAPS
  - Depleted Monolithic Active Pixel Sensors – DMAPS
    - Commercial vendors
    - Low vs large fill-factor
- **DMAPS for particle physics**
  - Mu3e
  - ATLAS ITk upgrade
  - CERN-RD50
    - Main design aspects
    - Main evaluation results
- **Conclusion**



- Silicon tracking detectors have been used in particle physics experiments since the early 80's
- They introduced a significant improvement of the spatial resolution in comparison to that provided by state-of-the-art detectors at the time:
  - Multi-wire proportional chambers ( $< 1 \text{ mm}$ )
  - Drift chambers ( $\sim 100 \mu\text{m}$ )
- Two main variants:
  - **Micro-strips** ( $\sim 10 \mu\text{m}$  spatial resolution)
    - 100 channels/cm<sup>2</sup>
  - **Pixels** ( $\sim 10 \mu\text{m}$  spatial resolution)
    - 5000 channels/cm<sup>2</sup>
    - True 3D reconstruction
    - Capable to cope with high density and rate particle tracks
    - Capable to survive harsh radiation environments
      - ➔ Close to the interaction point



CERN server


# Sensor – Detection principle

- Silicon p-n diode in reverse bias
- A traversing particle creates  $e^-/h^+$  pairs by ionization
- The electric field separates the  $e^-/h^+$  pairs, which move to the detector electrodes where they generate signal

- Basic requirements:


- **Large bias voltage ( $V_{bias}$ )**
  - Larger  $W \rightarrow$  larger signal
  - Faster charge collection
  - Better radiation tolerance
- **High resistivity silicon bulk ( $\rho$ )**
- **Backside biasing**
  - More uniform electric field lines
  - Improved charge collection efficiency

$$\Rightarrow W = \sqrt{\rho \cdot V_{bias}}$$





- The signal is amplified, discriminated and digitized by the readout electronics

## FE-13 – ATLAS pixel readout chip



- **Charge Sensitive Amplifier (CSA)**
  - Signal charge integration
  - Pulse shaping (feedback capacitor with constant current)
- **Comparator with DAC for local threshold voltage compensation**
  - Pulse digitization
  - Length of digital pulse determined by time at which the rising and falling edges cross the comparator threshold voltage (Time over Threshold or ToT)
- **RAM and ROM memories** to store time-stamps and pixel address
- In deep sub-micron technologies for high density of integration

- Sensor and readout electronics on separate wafers
- **Best technology for the sensor and the readout electronics**
  - Very fast charge collection by drift (1 ns)
  - Fully depleted bulk (large signal)
  - Radiation tolerant ( $10^{16}$  1MeV  $n_{eq}/cm^2$ )
  - Capability to cope with high data rates
- **1-to-1 connection between sensor and readout chip via tiny conductive bumps using bumping and flip-chip technology**
  - Limited pixel size ( $55 \mu m \times 55 \mu m$ )
  - Substantial material thickness ( $300 \mu m$ )
  - Limited fabrication rate (bump-bonding and flip chipping is complex)
  - Expensive ( $> \text{£}1M/m^2$ ) – custom wafers and processing
- **State-of-the-art for high rate experiments**






M. Garcia-Sciveres, arXiv:1705.10150v3, 2018






- **ATLAS, CMS and ALICE** use hybrid pixel detectors near the interaction point
- Complemented by hybrid strip detectors at larger radii
- Largest detector systems ever built in HEP (several m<sup>2</sup>)




- Sensor and readout electronics on single wafer in standard CMOS (low-voltage CMOS)
  - Reduced material thickness (50  $\mu\text{m}$ )
  - Small pixel size (18  $\mu\text{m}$  x 18  $\mu\text{m}$ )
  - In-pixel signal amplification
  - More cost effective ( $\sim$ £100k/m<sup>2</sup>)
  - Small bias voltage ( $V_{\text{bias}}$ )
    - Slow charge collection by diffusion (2  $\mu\text{s}$ )
    - Limited radiation tolerance ( $10^{13}$  1MeV  $n_{\text{eq}}/\text{cm}^2$ )
- **State-of-the-art for high precision experiments**

## AMS 0.35 $\mu\text{m}$ OPTO





Pixel = Sensor + simple amplifier

## TowerJazz 180 nm




Pixel = Sensor + complex electronics




## ■ MIMOSA-28 / ULTIMATE chip:

- Chip size 20 mm x 22 mm
- Total detector area 0.15 m<sup>2</sup>
- Sensor matrix 928 x 960 pixels (~0.9 Mpixels)
- Pixel size 20.7 μm x 20.7 μm
- Radiation tolerance 150 krad (TID)  
10<sup>12</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup> (NIEL)
- Process AMS 0.35 μm OPTO



**ALICE ITS upgrade (2020)**

M. Mager, NIM-A: 824 434-438, 2016




**ALPIDE**


▪ **ALPIDE chip:**

- Chip size 15 mm x 30 mm
- Total detector area 12 m<sup>2</sup>
- Sensor matrix 512 x 1024 pixels (> 0.5 Mpixels)
- Pixel size 28 μm x 28 μm
- Radiation tolerance 700 krad (TID)  
10<sup>13</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup> (NIEL)
- Process TowerJazz 180 nm

- Sensor and readout electronics on single wafer in standard High Resistivity/High Voltage-CMOS (HR/HV-CMOS)
  - Reduced material thickness (50  $\mu\text{m}$ )
  - Small pixel size (50  $\mu\text{m}$  x 50  $\mu\text{m}$ )
  - In-pixel amplification
  - More cost effective ( $\sim\text{£}100\text{k}/\text{m}^2$ )
  - Larger bias voltage ( $V_{\text{bias}}$ )
    - Fast charge collection by drift (15 ns time resolution)
    - Good radiation tolerance ( $10^{15}$  1MeV  $n_{\text{eq}}/\text{cm}^2$ )
  - One limitation: The chip size is in principle limited to 2 cm x 2 cm, although stitching options are being investigated
- **Next generation**



- HV-CMOS processes originally used for driving automotive or industrial devices
- Attractive for particle physics because
  - Silicon bulk biased at high voltage (e.g. -100 V)
  - Multiple nested wells to isolate the low-voltage CMOS readout electronics from the bulk
  - Commercially available (i.e. fabrication is low-cost and reliable, there is availability of multiple vendors and large scale production)
- 2007 → First publication of a HV-CMOS detector chip (test chip in 0.35  $\mu\text{m}$  HV-CMOS process from AMS)
  - Small pixel matrix
  - Pixels = Sensor + pixel electronics (CSA, discriminator and digital storage)
  - Pixel electronics in the deep n-well
  - Successful measurements with X-ray and beta radioactive sources
  - HV contacts at the top side






I. Peric, NIM-A: 582 876-885 (2007)




ON Semiconductor®



Foundry → Parameter ↓			
<b>Feature node</b>	150 nm	180 nm	180 nm
<b>HV</b>	Yes	No	Yes
<b>HR</b>	Yes	Yes	Yes
<b>Quadruple well</b>	Yes	Yes	No (triple)
<b>Metal layers</b>	6	6	6
<b>Backside processing</b>	Yes	Yes	No
<b>Stitching</b>	Yes	Yes	Yes
<b>TSV</b>	No	No	?



<p><b>Sensor cross-section →</b></p> <p><b>Parameter ↓</b></p>		
<p><b>Name</b></p>	<p>Large fill-factor (HV/HR-CMOS)</p>	<p>Small fill-factor (HR-CMOS)</p>
<p><b>1) p/n junction</b></p>	<p>p-substrate/large deep n-well</p>	<p>p-substrate/small shallow n-well</p>
<p><b>2) Substrate biasing</b></p>	<p>High voltage</p>	<p>Low voltage</p>
<p><b>3) Substrate resistivity</b></p>	<p>&lt; 2-3 kΩ·cm</p>	<p>&lt; 8 kΩ·cm</p>
<p><b>1) + 2) + 3)</b></p>	<ul style="list-style-type: none"> <li>▪ No (little) low-field regions</li> <li>▪ Shorter drift distances</li> <li>▪ Higher radiation tolerance</li> <li>▪ Larger sensor capacitance</li> <li>▪ Larger noise &amp; speed/power penalties</li> <li>▪ RO in charge collection well</li> </ul>	<ul style="list-style-type: none"> <li>▪ Low-field regions</li> <li>▪ Longer drift distances</li> <li>▪ Lower radiation tolerance</li> <li>▪ Very small sensor capacitance</li> <li>▪ Reduced noise &amp; power</li> <li>▪ RO outside charge collection well</li> </ul>
<p><b>Process</b></p>	<p>AMS/TSI and LFoundry</p>	<p>TowerJazz</p>




**Mechanical prototype**

- **First DMAPS application in an experiment (2019+)**
- **Requirements:**
  - Low material
  - 50  $\mu\text{m}$
  - Good time resolution
  - < 20 ns (for pixels)
  - Fine segmentation
  - 80  $\mu\text{m}$  x 80  $\mu\text{m}$



Cancelled



**ATLAS ITk**

- TRT**
  - R = 1082mm
- SCT**
  - R = 554mm
  - R = 514mm
  - R = 443mm
  - R = 371mm
  - R = 299mm
- Pixels**
  - R = 122.5mm
  - R = 88.5mm
  - R = 50.5mm
  - R = 33.25mm
  - R = 0mm

**Pixels**  
**IBL**



2035+






Prototype	Year	Active area (mm <sup>2</sup> )	Functionality	Main features
<b>MuPix1</b>	2011	1.77	Sensor + analog RO	First MuPix prototype
<b>MuPix2</b>	2011	1.77	Sensor + analog RO	
<b>MuPix3</b>	2012	9.42	Sensor + analog/digital RO	First digital RO
<b>MuPix4</b>	2013	9.42	Sensor + analog/digital RO	Working digital RO and time-stamping
<b>MuPix6</b>	2013	10.55	Sensor + analog/digital RO	
<b>MuPix7</b>	2014	10.55	SoC (all relevant features for a fully monolithic chip)	First MuPix prototype with state machine, clock generation and fast serial RO (1.25 Gbit/s)
<b>MuPix8</b>	2017	160	Large SoC	First large MuPix prototype, with TW correction
<b>MuPix9</b>	2018		SoC	Voltage regulators
<b>MuPix10</b>	2019		Full size (reticle) SoC	First full size SoC

### MuPix8 - General design features

- Engineering run in the **180 nm HV-CMOS process from ams (aH18)**
- Shared with ATLASPix1 (MuPix8 is  $\sim 1\text{ cm} \times 2\text{ cm}$ )
- Fabricated in 2017
- Fabricated using 3 different substrate resistivities
  - $10\ \Omega\cdot\text{cm}$ ,  $50\text{-}100\ \Omega\cdot\text{cm}$  and  $100\text{-}400\ \Omega\cdot\text{cm}$


### MuPix8 – Chip details

- Matrix with 128 columns x 200 rows
- 3 matrix partitions (sub-matrices A, B and C)
- $81\ \mu\text{m} \times 80\ \mu\text{m}$  pixel size
- Analog readout in pixel cell
  - Charge sensitive amplifier
- Digital readout in periphery
  - Discriminator
  - 6-bit ToT
  - State machine (continuous readout)
- Time-walk reduction circuitry
- Serial links  $< 1.6\ \text{Gbit/s}$
- Power consumption  $\sim 250\ \text{mW/cm}^2$




J. Kroeger, MSc thesis Uni. Heidelberg, 2017


per pixel



per pixel



per submatrix



H. Augustin, arXiv:1905.09309v1, 2019

## Functional block diagram of the chip architecture

## Time-Walk (TW)


- What is it? Variation of the response time of the readout electronics depending on the number of  $e^-/h^+$  pairs collected by the sensor

## TW correction – Two-threshold method


- Two comparators with two threshold voltages:
  - $V_{TH1}$  is very low (close to the noise level) → it delivers a time-stamp with small TW
  - $V_{TH2} > V_{TH1}$  → it confirms that the flagged time-stamp corresponds to a real signal and not to noise
- Measured results show the TW can be reduced to  $\sim 6$  ns

## TW correction – Other methods

- Increasing the response rate of the amplifier (CACTUS, RD50-MPW2)
- Time-walk compensated comparator (HVStripV1, H35DEMO)
- Sampling method (LF-ATLASPix, CERN-RD50)




R. Schimassek, IEEE NSS/MIC/RTSD, 2016



H. Augustin, PoS (VERTEX2017) 057



- Measurement with MuPix8 + scintillator and a Sr90 source
- Time resolution = Time difference between the hit on MuPix8 and scintillator



Matrix level  
 $\sigma = 14$  ns


Pixel level

Pixel level with ToT  
correction ( $\sigma = 6.5$   
ns)

H. Augustin, arXiv:1905.09309v1, 2019

## MuPix10 – General design features

- Engineering run in the **180 nm HV-CMOS process from TSI**
- Submitted in November 2019



A. Schoening, VERTEX WS, 2019





am 

 **TSI**  
SEMICONDUCTORS

  
**L FOUNDRY**  
A **SMIC** COMPANY

**TOWERJAZZ**


*The Global Specialty Foundry Leader*

## ATLASPix1 - General design features

- Engineering run in the **180 nm HV-CMOS process from ams (aH18)**
- Shared with MuPix8 (ATLASPix1 is  $\sim 1$  cm x 2 cm)


## ATLASPix1 – Chip details → 3 sub-matrices

- **ATLASPix\_M2:** Triggered readout + no deep p-well
  - Matrix with 56 x 320 pixels
  - 60  $\mu\text{m}$  x 50  $\mu\text{m}$  pixel size
  - Trigger buffers (latency < 25  $\mu\text{s}$ )
- **ATLASPix\_Simple:** Continuous readout + no deep p-well
  - Matrix with 25 x 400 pixels
  - 130  $\mu\text{m}$  x 40  $\mu\text{m}$  pixel size
  - 300  $\text{mW}/\text{cm}^2$
- **ATLASPix\_IsoSimple:** Continuous readout + deep p-well
  - Identical to previous matrix, but with deep p-well
- Discriminators in active pixel cell
- 10-bit TS (double check) and 6-bit ToT
- State machine
- Serial link < 1.6 Gbit/s





A. Schoening, VERTEX WS, 2018

## Traditional cross-section



## New cross-section




I. Peric, TREDI WS, 2017

A. Schoening, VERTEX WS, 2018





## Test beam campaign at Fermilab and CERN (before/after irradiation)




- 200  $\Omega \cdot \text{cm}$
- 60  $\mu\text{m}$  thin
- 60 V bias voltage

### Residuals

- 60  $\mu\text{m}$  thin
- 65 V bias voltage
- Good alignment



M. Kiehn, 2019





M. Benoit, PIXEL WS, 2018



**Test beam campaign** at Fermilab and CERN (before/after irradiation)

- 80  $\Omega\cdot\text{cm}$  samples
- 60  $\mu\text{m}$  thin
- 60 V bias voltage
- 10<sup>0</sup> C temperature



- **Very high efficiency after  $10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$  fluences** (threshold dependent)
- Low noise (dominated by single pixels)


L. Huth, 2019

## ATLASPix3 - General design features

- Engineering run in the **180 nm HV-CMOS process from TSI**
- Total chip area is 2 cm x 2 cm
- Fabricated in 2019

## ATLASPix3 – Chip details

- Matrix with 132 columns x 372 rows
- 150  $\mu\text{m}$  x 50  $\mu\text{m}$  pixel size
- In-pixel comparator
- Column drain readout with and without trigger
- Trigger latency < 25  $\mu\text{s}$
- Radiation hard design with SEU tolerant global memory
- Serial powering (only one power supply needed)
- Data interface is very similar to RD53 readout chip (ATLAS)
- Power consumption is  $\sim 200$  mW/cm<sup>2</sup> (with 25 ns time resolution)
- Very initial measured results available
- Expected radiation tolerance is 100 Mrad and  $1 \times 10^{15}$  1 MeV  $n_{\text{eq}}$ /cm<sup>2</sup>





R. Schimassek, Mu3e collaboration meeting, 2019

## LF-MonoPix1 - General design features

- Large MPW run in the **150 nm HV-CMOS process from LFoundry**
- Total chip area is 10 mm x 9.5 mm
- Fabricated in 2016
- Fabricated using a 2 kΩ·cm substrate resistivity




## LF-MonoPix1 – Chip details

- Matrix with 129 columns x 26 rows
- 50 μm x 250 μm pixel size
- **In-pixel analog and digital readout electronics**
- State machine (continuous readout)



T. Wang,  
arXiv:1611.01206v1, 2016

**Test beam campaign** at ELSA with 2.5 GeV electron beam (before/after irradiation)



~98%


T. Wang, 2018

T. Hirono, 2018


- Most Probable Value (MPV) decreases after  $10^{15} n_{\text{eq}}/\text{cm}^2$  fluences, but very high efficiency



## Standard TowerJazz process




## Modified TowerJazz process




W. Snoeys, 2017

Sr-90 source tests

Signal amplitude




Signal rise time




I. Berdalovic, 2018




## Modified TowerJazz process



## Extra deep p-well implant




## Gap in the n-layer



Both fixes target increasing the lateral electric field to improve charge collection


B. Hiti, 2018



**98-99% efficiency after  $1 \times 10^{15} n_{eq}/cm^2$**

**Test beam at DESY and ELSA**

- An **international R&D collaboration** aimed at developing radiation hard semiconductor devices for high luminosity colliders:
  - High Luminosity-LHC (HL-LHC)
    - ➔  $> 10^{16}$  1 MeV  $n_{eq}/cm^2$
  - Future Circular Collider (FCC)
    - ➔  $> 7 \times 10^{17}$  1 MeV  $n_{eq}/cm^2$
- Detectors used now at LHC cannot operate after such irradiation. CERN-RD50 is studying new structures:
  - N in p sensors
  - 3D
  - LGAD
  - DMAPS
- **CERN-RD50 work package to develop and study DMAPS with high priority:**
  - ASIC design, TCAD simulations, DAQ development and performance evaluation
  - ~25 people from ~12 institutions




I. Dawson, ATL-UPGRADEPUB-2014-003, 2014

## RD50-MPW1 - General design features


- MPW in the **150 nm HV-CMOS process from LFoundry**
- Submitted in November 2017, received in April 2018
- To gain expertise and develop new designs
- Fabricated using 2 different substrate resistivities
  - 600  $\Omega\cdot\text{cm}$  and 1.1  $\text{k}\Omega\cdot\text{cm}$

## RD50-MPW1 – Chip details



- 1) Test structures for eTCT measurements
  - 2) Matrix of DMAPS pixels with 16-bit counter
    - 26 rows x 52 columns
    - 75  $\mu\text{m}$  x 75  $\mu\text{m}$  pixel size
    - Aimed at photon counting applications (proof-of-concept)
  - 3) **Matrix of DMAPS pixels with continuous readout (FE-I3)**
    - 40 rows x 78 columns
    - 50  $\mu\text{m}$  x 50  $\mu\text{m}$  pixel size
    - Aimed at particle physics applications
- Analog and digital readout embedded in the sensing area of the pixel




## Sensor cross-section



- Large fill-factor pixel
- PSUB layer isolates NWELL from DNWELL
  - CMOS electronics in pixel area are possible
- Detector capacitance has 2 contributions
  - P-substrate/DNWELL
  - PSUB/DNWELL
- Total pixel capacitance ( $50 \mu\text{m} \times 50 \mu\text{m}$ )  $\sim 250 \text{ fF}$
- Equivalent Noise Charge (ENC)  $\sim 100 - 120 e^-$





## Analog readout

- Sensor biasing circuit, CSA, RC-CR filters and CMOS comparator
- CSA with programmable discharging current
- CMOS comparator with global VTH and local 4-bit DAC for fine tuning


## Digital readout

- Continuous readout (synchronous, triggerless, hit flag + priority encoding)
  - Global 8-bit Gray encoded time-stamp (40 MHz)
  - For each hit
    - ➔ Leading edge (LE): 8-bit DRAM memory
    - ➔ Trailing edge (TE): 8-bit DRAM memory
    - ➔ Address (ADDR): 6-bit ROM memory
- } ➔ TOT = LE – TE (off-chip)




## Test pulse injection

- 25 pulses per pixel
- Some pixels return > 25 hits
- Crosstalk between digital routing lines





## Sr90

- On matrix centre
- Uniform result expected
- Left / right asymmetry




R. Casanova, TWEPP WS, 2019




### I-V curve

- I-V of central pixel of test structure (pixel size is  $50 \mu\text{m} \times 50 \mu\text{m}$ )
- Measurement done using a probe station with sensor in complete darkness
- **VBD ~ 55-60 V as expected from the design**
- **ILEAK is too high ( $\mu\text{A}$  order well before VBD)**
- This issue has been extensively studied: TCAD + support from the foundry
- Methodologies to optimize leakage current in new prototype RD50-MPW2







- LFoundry adds structures to the design files to prepare them for fabrication.
- These structures **involve conductive material**.
- We believe these structures **contribute quite significantly to the high ILEAK**.




- We have **minimised the presence of these structures** as much as possible.
- Wherever not possible, LFoundry suggested **placing these structures inside a PWELL**.

## Electron-current density







- Increase in ILEAK when conductive material is present on the surface (RD50-MPW1).
- ILEAK is reduced when conductive material is placed in PWELL (RD50-MPW2).




- Some pixels can be quite close to the edge of the chip
- Defects in silicon lattice due to dicing can become significant
- ILEAK increases when the pixel depletion region is near the defect region







- N-type guard ring** added as safeguard to “collect” leakage current
- P-type guard rings** added to reduce “lateral” depletion




- Some pixels can be quite close to the edge of the chip
- Defects in silicon lattice due to dicing can become significant
- ILEAK Increases when the pixel depletion region is near the defect region



- N-type guard ring** added as safeguard to “collect” leakage current
- P-type + PSUB guard rings** added to further reduce “lateral” depletion



- 1) Without defects (ideal case)
- 2) With defects and no guard rings
- 3) With defects, and NWELL and PWELL guard rings
- 4) With defects, and NWELL and PWELL with PSUB guard rings



M. Franks, TREDI WS, 2019

- 1) Without defects (ideal case)
- 2) With defects and no guard rings
- 3) With defects, and NWELL and PWELL guard rings
- 4) With defects, and NWELL and PWELL with PSUB guard rings


Similar  $I_{LEAK}$ !! N-type guard ring acts as a diode increasing lateral depletion into defect region.  
PSUB reduces  $I_{LEAK}$  😊

## RD50-MPW2 - General design features


- MPW in the **150 nm HV-CMOS process from LFoundry**
- Submitted in January 2019 (dies expected in December)
- To test methods to minimize the leakage current
- Fabricated using 4 different substrate resistivities
  - 10  $\Omega\cdot\text{cm}$ , 100  $\Omega\cdot\text{cm}$ , 1.9  $\text{k}\Omega\cdot\text{cm}$  and 3  $\text{k}\Omega\cdot\text{cm}$

## RD50-MPW2 – Chip details

- 1) Test structures for eTCT measurements
- 2) Matrix of DMAPS pixels with analog readout only
  - 8 rows x 8 columns
  - 60  $\mu\text{m}$  x 60  $\mu\text{m}$  pixel size
  - Aimed at improving the amplifier response rate
- 3) SEU tolerant memory array
- 4) Bandgap reference voltage
- 5) Test structures with SPADs and DMAPS pixels
  - New methodologies to minimize the leakage current










- **DMAPS in HR/HV-CMOS processes have huge potential for future particle physics experiments**
  - Reduced material thickness (50  $\mu\text{m}$ )
  - Small pixel size (50  $\mu\text{m}$  x 50  $\mu\text{m}$ )
  - More cost effective ( $\sim$ £100k/m<sup>2</sup>)
  - Fast charge collection by drift (15 ns time resolution)
  - Good radiation tolerance ( $10^{15}$  1MeV  $n_{\text{eq}}$ /cm<sup>2</sup>)
- **Quite a few experiments are interested in DMAPS**
  - Mu3e (first application of DMAPS)
  - ATLAS ITk upgrade (cancelled)
  - LHCb Mighty Tracker upgrade
  - CLIC
  - CERN-RD50 (detector R&D)
- **Several prototypes and “pre-production” detectors developed for these experiments**
- **Detector R&D to further develop its performance done within CERN-RD50**



**Back up slides**

- Time-stamp (LE + TE) and pixel address (ADDR) are stored in **End Of Column (EOC) circuit**
- If > 1 hits in the same column  
 → Pixel with hit flag = '1' and largest address is read out first (hit flag and priority encoding)






R. Casanova,  
TWEPP 2019

- Shift register with 78 EOC circuits (one EOC per column) @ 40 MHz
- **Continuous readout sequence:**
  - 1) LE, TE and ADDR of the hit pixel with hit flag = '1' and highest priority stored in EOC (1 clock cycle)
  - 2) CU reads sequentially the data stored in each EOC @ 40 MHz (78 clock cycles)
  - 3) Serializers send data off-chip @ max. speed of 640 MHz

## eTCT measurements to study sensor depletion region

- Samples irradiated at TRIGA reactor in Ljubljana to several different n-fluences ranging from  $1\text{E}13$  to  $2\text{E}15$   $n_{\text{eq}}/\text{cm}^2$
- **Test structure**
  - ➔ 3 x 3 pixels matrix without readout electronics
  - ➔ Central pixel to read out
  - ➔ Outer pixels connected together
  - ➔ Pixel size is  $50\ \mu\text{m} \times 50\ \mu\text{m}$

I. Mandic,  
TREDI 2019



- Depletion depth changes with irradiation + acceptor removal effects seen

## 3D simulations – Electric field as a function of corner geometry in pixel

